WELLS ST JOHN PS

5098383424 P.01

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No.	10/635,715			
Filing Date	August 5, 2003			
Inventor				
Assignee	Micron Technology, Inc.			
Group Art Unit				
Attorney's Docket No.				
Title: Methods of Forming Transistor Gates; and Method Read-Only Memory Constructions	ds of Forming Programmable			

RECEIVED CENTRAL FAX CENTER

TO: Group 2800

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 OCT 1 0 2003

OFFICIAL

CERTIFICATE OF FACSIMILE TRANSMISSION UNDER 37 CFR 1.8

- I hereby certify that the following papers are being facsimile transmitted to the Patent and Trademark Office at (703) 872-9318 on the date shown below:
 - Certificate of Facsimile Transmission.
 - 2. Supplemental Information Disclosure Statement w/PTO-1449.
 - Copy of cited reference.

Dated: Oct 9, Joo3

y: Johnna O'Har

WELLS ST. JOHN P.S. Telephone (509) 624-4278

NUMBER OF PAGES IN FACSIMILE: 9

P.02

Inventor:

Winston G. Scott

Title:

Methods of Forming Transistor Gates: and Methods of Forming

Programmable Read-Only Memory Constructions

Assignee:

Micron Technology, Inc.

RECEIVED CENTRAL FAX CENTER

Serial No.: 10/635,715

Filed:

August 5, 2003

OCT 1 0 2003

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT PURSUANT TO 37 C.F.R. §§1.56, 1.97 AND 1.98

In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, the Examiner's attention is directed to the reference listed on the attached Form PTO-1449 and a copy of which is attached. No admission is made regarding whether the submitted reference is prior art.

This Supplemental Information Disclosure Statement is being filed within three months of the filing date of the application or before the mailing of a first Office Action, whichever occurs last. Therefore, no fee is believed to be required. However, in the event that a fee is required for filing this Supplemental Information Disclosure Statement, please charge the fee specified under 37 C.F.R. §1,17(p) to Deposit Account No. 23-0925. Please credit Deposit Account No. 23-0925 with any overpayment of the above fee.

Citation of this reference is respectfully requested.

Respectfully submitted.

Date: 10/9/03 Attorney;

David G. Latwesen, Ph.D. Reg. No. 38,533

Wells St. John P.S.

1

Sheet I of I

Form PTO-1449		U.S. DÉPARTMENT ÓF COMMERCE PATENT AND TRADEMARK OFFICE LIST OF ART CITED BY APPLICANT (Use sowial sheets (I necessary)				ATTY. 1 M122-23	DOCKET I	NO.	SER 10/6	SERIAL NO. 10/635,715		
						APPLICANT Winston G. Scott						
						FILING DATE August 5, 2003			GRO Unit	GROUP Unknown		
	_			U.S. PA	TENT DOCUMENTS							
*Examiner Initial		Document Number	Date		Name				Subclass	Filing Date If Appropriate		
	AA											
	AB											
-	AC											
	AD											
	ΑE						-					
	AF											
	AG											
	AĤ										7	
	AI								-			
	AI								_			
	AK		1		,							
	ΑL											
				FOREIGN	PATENT DOCUMEN	TS						
		Document Number	Date		Country			Class	Subclear	$\overline{}$	Translation	
_	AM									Yes	No	
	AN								_	1	_	
	AO								1	1		
	AP											
			THER REFEREN	CES (includ	ling Author, Thie, Date	, Perticant	Pages, Etc.)				
	AR	Wolf, S., "Silico	on Processing for th	e VLSI R	re", Vol. I: Process T	echnology.	1986 Latti	co Press, pp	. 434-437.			
						_						
	AS							-				
	AT											
EXAMINER					DATE CONSIDER	ED						
*EXAMINER:	Initial i	f reference considered, w py of this form with next	hether or not chart communication to	ion is in ec	informance with MPE	r 609; Dra	w line thro	righ cimitor	if not in co	aformance an	d not	